h THE CONSTANT EVOLUTION of electronic systems has been fueled by the continuous and tremendous progress of silicon technology manufacturing. Since 1960, when the first MOS transistor was manufactured with dimensions around 50 m, process technology has been constantly enhancing until the current 22-nm MOS technology. Every two years a new process generation roughly doubles the device density, following what is known as Moore's law. Besides, every new generation offers faster devices that consume less energy by operation. This has put in the hands of architects more powerful and energy-efficient building blocks on top of which they have designed more effective architectures with increasing capabilities. Silicon MOSFETs have been the workhorse devices for information technologies during all these last decades. However, these technology advances have to deal with important challenges coming from physical limitations of the underlying transistors, which are affected by severe manufacturing process parameters variability and aging caused by electrical degradation of materials due to the intense electrical stress during operation.
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As the device dimensions shrink down into the atomic scale, inherent variability in the implemented device dimensions is observed due to materials granularity and the reduction of the manufacturing process resolution relative to the size of the devices. This is complemented by statistical feature variability introduced by the discreteness of charge that cannot be reduced by a further tightening of the process control. The main sources of such statistical variability are random discrete dopants fluctuation (the dominant source of statistical variability), line edge roughness of the gate, polysilicon and high-k granularity among others. The statistical variability acutely increases with the reduction of the device dimensions causing the need of introducing important use at device level, such as the use of novel 3D devices, as well as new design principles to keep the technology progress pace. In addition to this, as technology dimensions scale down, critical reliability mechanisms (negative bias temperature instability (NBTI), hot carrier injection, time-dependent dielectric breakdown (TDDB) and random telegraph noise among others) cause time-varying parameter degradations, impacting the reliability of systems and potentially reducing the life-span of contemporary circuits from tens of years to perhaps a few years in the near future if no adequate countermeasures are taken. In combination with random discrete dopants, the statistical nature of discrete defect charges associated with hot electron degradation and NBTI result into large transistor parameter changes leading to potential loss of performance and yield.
Variability and aging, which affect the quality of systems, are a key challenge for IC designers, which motivated the edition of this special issue of Design and Test of Computers. The impact of variability and aging expands across the complete set of phases in the design of computers: manufacturing yield, performance deviations and drop, design and architecture paradigms (reliability issues, power consumption, adaptive techniques) as well as new CAD tools. Innovation in these areas is going to be key for the future evolution of computing systems. Six papers covering the entire design space are included in the present issue.
The first paper by Bowman et al. deals with how variability adversely affects the performance and energy efficiency of microprocessors, analyzing the use of on-die monitors, adaptive circuits and resilient error-detection and recovery circuits. The second paper by Wang et al. presents a detailed analysis of the impact of variability and reliability in 6 T-SRAM based memory systems for 14-nm SOI FinFET technology. SRAM memories are specially affected by variability and are a critical component of most computing systems. The third paper by Gupta and Roy is also related with the impact of variability in SRAM in the framework of FinFET technology, and presents the benefits and trade-offs associated with different device and circuit codesign techniques. The fourth paper by Chen et al. focuses on reliability aspects due to NBTI as a key degrading factor. It presents a comprehensive study of existing circuit optimization techniques to prevent NBTI effects, based on compensating and mitigating strategies. The fifth paper by Stott et al. is centered on the implications of variability and aging on the performance of processors in an FPGA environment. A self-test and variation/reliability-aware configuration allows the system to adapt or reconfigure its architecture in order to mitigate the penalties caused by variability and aging. Finally, the sixth paper by Debashi and Fey presents an approach to automate speedpath debugging under timing variations based on Boolean Satisfiability principles. Experimental results show the effectiveness of the approach on some benchmark suites.
The importance of the topic of variability and reliability is reflected in the increasing attention that these topics are having by the most relevant conferences in the areas of devices, circuits, architecture and CAD. The number of papers published in these fields has been significantly increasing during the last decade, and the high number of collaborative projects that are being developed around the world between academia and industry is another clear indication of the interest and opportunities around these topics.
THIS SPECIAL ISSUE contains a selected group of papers chosen from a larger set of submissions. The six papers presented in this issue cover a broad design space: microprocessors, memories, adaption and reconfiguration, ASIC and FPGAS, and CAD tools. A few papers that were deemed to be very interesting but could not be accommodated in this issue are planned to be published in later issues of IEEE Design and Test. We, the guest editors, hope that readers will find these articles stimulating and useful to understand and evaluate the impact of these two aspects, which have already a big effect in today's technology, and are projected to be even more important in the future, changing the way we understand, implement, and design computers.
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